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Electrical properties of HfTiON gate-dielectric metal-oxide-semiconductor MOS capacitors with
different Si-surface nitridations in N2O, NO, and NH3 prior to high-k film deposition are
investigated and compared. It is found that the NO-nitrided sample exhibits low interface-state
density and gate leakage current, and high reliability. This is attributed to formation of a SiON
interlayer with suitable proportions of N and O. The MOS capacitor with Hf0.4Ti0.6OxNy /SiON gate
dielectric stack capacitance equivalent thickness of 1.52 nm and k value of 18.9 prepared by NO
surface nitridation has an interface-state density of 1.221011 cm−2 eV−1 and gate leakage current
density of 610−4 A cm−2 Vg=1 V. Moreover, only a small degradation of electrical properties
after a stressing at 10 MV/cm for 3000 s is observed for the NO-nitrided sample. © 2007 American
Institute of Physics. DOI: 10.1063/1.2767177
Development of high-k gate dielectric for future compli-
mentary metal-oxide-semiconductor CMOS devices is in-
dispensable for achieving both low leakage current and small
equivalent oxide thickness.1 Among various kinds of high-k
materials, HfO2 Ref. 2 receives more and more attention
for the forthcoming CMOS technology due to its good com-
patibility with Si, such as suitable band gap offset with Si
and higher carrier mobility for Hf silicates compared with
other high-k materials.3 Addition of Ti in Hf oxide can form
Hf/Ti-based oxide or oxynitride with higher k value because
Ti oxide has higher k value than Hf oxide.4 Therefore, it is
expected that HfTiON used as the gate dielectric of a MOS
device should increase its k value. In order to avoid the for-
mation of a low-k interlayer between the high-k gate dielec-
tric and Si substrate during deposition and postdeposition
annealing, it is important to form an interlayer with suitable
contents of N and O. In this work, nitridations of Si surface
in N2O, NO, and NH3 ambients prior to HfTiON deposition
are investigated and compared. It is found that the NO-
nitrided Hf0.4Ti0.6OxNy gate-dielectric MOS capacitor exhib-
its excellent electrical properties and reliability, and gives a
capacitance equivalent thickness CET of 1.52 nm and a k
value of 18.9.
MOS capacitors with HfTiON as high-k gate dielectric
were fabricated on 100-oriented n-type Si wafers with a
resistivity of 0.07  cm. After RCA cleaning, the wafers
were put in diluted HF for 1 min to remove the native SiO2.
Surface pretreatment was performed at 700 °C for 1 min in
N2O, NO, and NH3 ambients 500 ml/min denoted as
N2O, NO, and NH3 samples, respectively. Then, the wafers
were immediately transferred to the vacuum chamber of
vacuum discovery deposition system made by Denton Cor-
poration. A HfTiN film was deposited at room temperature
by cosputtering of a Hf target at 25 W rf power and a Ti
target at 33 W dc power in an Ar/N2=24/6 ambient, with
60 mTorr igniting pressure and 6.6 mTorr sputtering pres-
sure. Next, the samples were transferred in air to a postdepo-
sition annealing PDA system. The PDA was performed in
N2 500 ml/min at 700 °C for 30 s to transform HfTiN into
HfTiON by consuming the residual oxygen in the N2
ambient5 and PDA system. Control sample with surface pre-
treatment in N2 was also fabricated with the same sputtering
and PDA conditions. Al was thermally evaporated and pat-
terned using lithography technology as the gate electrode
with an area of 7.8510−5 cm2. Also, Al was evaporated as
the back electrode of the MOS devices to decrease contact
resistance. Finally, all samples were annealed at 400 °C in
forming gas N2/H2=95/5 for 25 min.
High-frequency 1 MHz C-V curves were measured at
room temperature using HP4284A precision LCR meter.
Flatband voltage Vfb and oxide-charge density Qox were
extracted from the high-frequency C-V curves. The interface-
state density Dit at midgap was also extracted from the
high-frequency C-V curve using the Terman method.6 High-
field stress 10 MV/cm for 3000 s, with the capacitors bi-
ased in accumulation by HP4156A precision semiconductor
parameter analyzer, was used to examine device reliability in
terms of flatband-voltage shift Vfb and gate-leakage in-
crease. All measurements were carried out under a light-tight
and electrically shielded condition.
The C-V curves of the samples with different surface
nitridations are measured, as shown in Fig. 1. The NO and
N2O samples exhibit smaller accumulation capacitance than
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the control and NH3 samples, with accumulation capacitance
of the NO sample being slightly larger than that of the N2O
sample. This is because the oxidation and nitridation roles of
NO are, respectively, weaker and stronger than those of N2O,
resulting in thinner interlayer and more nitrogen incorpora-
tion in the NO sample than in the N2O sample, as can be
seen from the Transmission Electron Microscopy TEM im-
ages in Fig. 2. The higher nitrogen content is favorable for
preventing the growth of low-k oxide during the subsequent
PDA.7,8 On the other hand, since the NH3 sample has the
strongest nitridation effect and the control sample has no
intended growth of interlayer, they have larger accumulation
capacitance and thus smaller CET.
Electrical parameters of the samples are extracted from
the HF C-V curves and listed in Table I. The equivalent Qox
including fixed-oxide charge, border-trap charge, mobile-ion,
and interface-state charges, is calculated according to
Qox=−CoxVfb−ms /q, where ms is the work-function dif-
ference between aluminum and Si substrate. The NO sample
shows the lowest interface-state density. This should be at-
tributed to the fact that with its weaker oxidation role, the
NO surface nitridation can more easily form a stoichiometric
SiON interlayer by providing suitable proportions of N and
O compared to the N2O surface nitridation. As shown by the
secondary-ion mass spectroscopy SIMS profile in the insert
of Fig. 1, there is a Hf-rich region with less Ti near the
interface, thus suppressing the possible effects of Ti on the
interlayer due to possible reaction between Ti and Si.9 As a
result, better interfacial properties are obtained. An average
Hf/Ti ratio of about 0.4/0.6 is obtained from the inset,
which is basically consistent with that obtained from the
deposition rates of Hf and Ti, and such high Ti content con-
tributes to the larger equivalent k value of the
HfTiON/SiON/Si system, e.g., k=18.9 for the NO sample.
However, the NO and N2O samples have slightly larger CET
CET=k0kSiO2 /C, where k0 and kSiO2 are permittivity of
vacuum and dielectric constant of SiO2, respectively; C is
accumulation capacitance per unit area, as shown in Fig. 1
than the control and NH3 samples due to the oxidation role
of NO and N2O. It is worth pointing out that the smallest
values of Qox and Vfb for the NH3 sample probably arise
from a compensation effect between the negative charges of
hydrogen-related electron traps and the positive fixed
charges associated with N incorporation.10
FIG. 3. Gate leakage current density of MOS capacitors with different Si-
surface nitridations.
FIG. 1. High-frequency C-V curves of MOS capacitors with different Si-
surface nitridations. The insert shows the SIMS depth profiles of Ti and Hf
in the NO sample.
FIG. 2. TEM image of a NO sample and b N2O sample, with an inter-
layer thickness of 13 and 1.5 nm, respectively.
TABLE I. Electrical properties of MOS capacitors with different Si-surface
pretreatments.
Sample NO N2O N2 NH3
Dit 1011 cm−2 eV−1 1.22 4.1 8.0 6.4
Vfb V −0.09 −0.10 −0.19 −0.08
Qox 1011 cm−2 4.7 5.7 18.7 3.4
CET nm 1.52 1.66 1.45 1.48
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The gate leakage currents of different samples are shown
in Fig. 3. The NO and control samples have the smallest and
largest leakage currents 710−6 and 2.710−4 A cm−2 for
Vg=−1 V; 610−4 and 5.910−3 A cm−2 for Vg=1 V re-
spectively. Obviously, this is associated with the low/high
oxide-charge and interface-state densities of the former and
latter samples, respectively. The large Dit of the control
sample is due to the formation of an unpassivated
HfTiON/Si interface without a SiON interlayer. For the NH3
sample, large gate leakage current results from the high
interface-state density and a large amount of hydrogen-
related electron traps induced by the NH3 nitridation.11
A high-field stress at 10 MV/cm =Vg−Vfb /CET for
3000 s is used to examine the reliability of the samples. In-
crease of leakage current and flatband voltage Vfb are
measured after the stress, and are shown in Fig. 4. The NO
and control samples have the smallest and largest increase of
leakage current and Vfb, indicating that the NO sample has
the best reliability due to the largest incorporation of nitro-
gen in the interlayer of NO sample, i.e., near/at the SiON/Si
interface.
Si-surface nitridations in N2O, NO, and NH3 prior to
high-k film deposition are employed to improve the electrical
properties of MOS capacitors with HfTiON high-k gate di-
electric. The experimental results show that the NO-nitrided
sample exhibits excellent interface properties, low gate leak-
age current, and high device reliability. The involved mecha-
nism lies in the formation of a stoichiometric SiON inter-
layer. An interface-state density of 1.221011 cm−2 eV−1, a
gate leakage current density of 610−4 A cm−2 for Vg
=1 V, a CET of 1.52 nm, and a k value of 18.9 are obtained
for the MOS capacitor with Hf0.4Ti0.6OxNy /SiON gate di-
electric stack prepared by the Si-surface nitridation in NO.
Therefore, the surface nitridation in NO is a promising tech-
nique for preparing small-sized MOS field-effect transistors
with excellent electrical performance and high reliability.
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FIG. 4. a Increase of gate leakage and b shift of flatband voltage of MOS
capacitors after a high-field stressing at 10 MV/cm for 3000 s, with the
samples biased in accumulation.
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